














The entity declaration essentially outlines the I/O signals of the circuit
Signal-name1, signal-name2, . . . : mode data-type;
The mode term can be in or out, which indicates that the corresponding 









The architecture body describes the operation of the circuit. VHDL allows multiple
bodies associated with an entity.
The main description, encompassed between begin and end, contains three
concurrent statements. Unlike a program in C language, in which the statements
are executed sequentially, concurrent statements are like circuit parts that operate in
parallel. The signal on the left-hand side of a statement can be considered as the
output of that part and the expression specifies the circuit function and
corresponding input signals. The order of the concurrent statements is clearly
irrelevant and the statements can be rearranged arbitrarily.
Courtesy of Davide Falchieri 2014
VHDL: process
To facilitate system modeling, VHDL contains a number of sequential statements,
which are executed in sequence. Since their behavior is different from that of a
normal concurrent circuit model, these statements are encapsulated inside a process.
A process itself is a concurrent statement. It can be thought of as a black box whose
behavior is described by sequential statements.










- Successive statements can override
the effects of previous ones
- Significant order of the assignment
Concurrent Statements
- Active continuously
- No matter of the statement order
















c <= a + b;


































































































































































































































































































































































Mealy vs. Moore Styles
Mealy  state‐machine determines the output values based on both the current state state as well as the inputs to the state‐
machine, whereas Moore determines its outputs solely on the state.  
One-hot vs. Binary Encoding
There are several encoding methods for state‐machine design however the two most popular for FPGA or CPLD design are 
binary and one‐hot. 
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Design a FSM (FSM1) that generates a repetitive sequence 11101  with pauses of a 1 ms.
Link the FSM1 output to a new FSM (FSM2)  that generates an acknowledge
(pattern_ack) with a width of 5 clks.
BACKUP
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Documentation
Vhdl
• VLSI Testing: Digital and Mixed Analogue/digital Techniques  Stanley Leonard 
Hurs
• http://opencores.org/
Chipscope
• http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_4/chipscop
e_pro_sw_cores_ug029.pdf
ISIM:
• https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/plugin_i
sm.pdf
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